Altera_Forum
Honored Contributor
Honored ContributorUART IP - input clock
Hello, I'm using a MAX10 FPGA and I'm trying to generate a UART IP core. During the generation process, after I select the buad rate, stop, parity bits, I get an error "the input clock frequen...
