Forum Discussion

New Contributor

3 years ago

UART Core IP (RS-232 Serial Port)

I am having issue with UART (RS-232 Serial Port) Intel FPGA IP v19.2.0 generation on Quartus pro 22.4. The the RX path dose not receive any data. Generated code for the core seams wrong in module "...

dproc_qsys_uart_0_altera_avalon_uart_1920_tpslhhy.v31 KB

Transceiver

mabdrahi

Contributor

3 years ago

Hi,

It seem i cant to reproduce the error.

may i know do you using GHRD or nit on your project and can you share the link?

Forum Discussion

UART Core IP (RS-232 Serial Port)

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX