Forum Discussion

Honored Contributor

14 years ago

Tutorial: Using the USB-Blaster as an SOPC/Qsys Avalon-MM master

Hi all, I've put together a tutorial on how to use the Altera JTAG-to-Avalon-MM master and Altera Verification IP Avalon-MM BFM Master under both SOPC builder and Qsys. http://www.ovro.cal...

Altera_Forum

Honored Contributor

9 years ago

--- Quote Start ---

I can program the 8MiB SDRAM over JTAG using the Qsys SDRAM Controller!

--- Quote End ---

I posted a couple of memory interface examples in these threads;

Post#5: BeMicro-CV DDR example

https://www.alteraforum.com/forum/showthread.php?t=43992

De0-nano SDRAM

https://www.alteraforum.com/forum/showthread.php?t=45927

Look at the code, and perhaps you'll find something useful.

Cheers,

Dave

Forum Discussion

Tutorial: Using the USB-Blaster as an SOPC/Qsys Avalon-MM master

Recent Discussions

About Design Limitations and Known Issues

About Dual Simplex for Agilex 3

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Can't find Agilex 7 M I/O PLL Reconfiguration Design Example

Enabling DFE Adaptation on Cyclone 10 GX