True Random Number Generator (TRNG)

Question

Hello!

The possible need for a TRNG has arisen for the project. I have found papers dating back in 2002 by Viktor Fischer, Milos Drutarovsky et al about implementing TRNG IP blocks for the Nios softcore on Altera APEX FPLDs. My search for those IPs came up empty handed.

So: is it actually possible to find them or should I ask my fellow hardware designer in the project to design one based on the papers?

Regards, Olof

altera_forum · Answer

The advanced synthesis cookbook is presenting solutions, also example designs are available. http://www.altera.com/literature/manual/stx_cookbook.pdf

altera_forum · Answer

Ahhh, when reading the cookbook a second time I found in the revision history that the "True Random Numbers" section were added in Quartus 8. And I was running 7.2... :)

altera_forum · Answer

Yes and no. The chapter was already present in handbook V2.0 (released with Quartus 7.2), but has been extended now.

altera_forum · Answer

I'd use the varryability of UFM osc vs. CLK_IN on a max II

Forum Discussion

True Random Number Generator (TRNG)

4 Replies

Recent Discussions

Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5

CXL IP type2 ED failed at the final assembler stage due to unlicensed IP in Ver 25.1

Unable to transmit out of 16550 Compatible UART

Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay Calibration

CXL IP User Guide redirect to intel.com and access denied.