Transfer efficiency with Avalon Memory Mapped multi-master arbitrating and read bursts in Qsys

I am using Qsys Pro 17.0.0 for Arria 10. My Qsys system instantiates a DDR4 EMIF, which is the AVMM slave, and four custom logic blocks which are the masters. Masters and slave do not run at the sam...