to use altlvds,how I can use LVDS bit clock and LVDS frame clock of ADC at the same t

--- Quote Start ---

You must work with frame clock or bit clock of A/D converter. FPGA's clock and ADC's clock are asynchronous you will have wrong data reception.

Regards,

Andrei

--- Quote End ---

Thanks again, Andrei.

I'll use bit clock as the the input clock of ALTLVDS_RX's internal PLL, and use frame clock to decide whether to pulse rx_channel_data_align or not.

Regards,

zhangfeng