timing_violations_onddr3_and_jtag

Hi Team, I have compiled the design which comprises of nios ii , ddr3 and avalon mm other interfaces. I am getting timing violations. Can you please guide me to resolve this? attached the timing ...