Altera_ForumHonored Contributor8 years agotiming questions -false path for the experts Hi, I have a design that has value in it that define the code behavior, let call them: config_reg table_of_vaule 1. because of the nature of those things, they are deep in the design. ...Show More
Altera_ForumHonored Contributor8 years agothank you. what about : a<=config_reg(sel); where a,sel are 100Mhz ?
Recent DiscussionsWhere is High Speed Transceiver Demo Design in FPGA Wiki ?Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay CalibrationI want to use a lot of 10GBase-R PHY on an Agilex 5 EJESD240B - No licenseRegarding MIPI CSI 2 TX