Stratix 10 H-Tile Avalon Streaming PCI Express Hard IP Core - app_init_rst

Hi,

The H-Tile Avalon Streaming PCI Express Hard IP-Core for the Stratix 10 device is a specific piece of IP core, and its behavior may be influenced by the way it's configured and how it interacts with the PCIe protocol. However, I can provide you with some general information that might help you understand how this input port could be related to PCIe hot resets.

1. app_init_rst Input: This input port seems to be related to initiating a hot reset to downstream devices. In PCIe, hot resets are used to reset and reinitialize the PCIe link without affecting the system's power. Typically, asserting such a signal would indeed be equivalent to triggering a hot reset in PCIe.
2. Secondary Bus Reset (SBR): In the context of PCIe, the Secondary Bus Reset bit in the Bridge Control Register (BCR) of a Root Port Configuration Space Header is used to trigger a hot reset on the corresponding PCIe port. You're correct that the PCIe specification mandates a minimum reset duration (Trst) to ensure that the reset is effective. The duration of this reset signal should adhere to PCIe specification requirements.
3. Duration of Reset Signal: The PCIe specification defines a minimum duration for the reset signal (Trst), which is necessary to guarantee that the reset reaches and is recognized by downstream devices. The duration may vary depending on the PCIe generation (e.g., PCIe 3.0, PCIe 4.0, etc.). To ensure that the reset is effective, you should consult the PCIe specification for the specific generation you are using and follow the guidelines provided there. It's essential to meet these timing requirements to ensure proper PCIe link recovery.

In your simulation, if asserting the app_init_rst signal for just one cycle has no effect, it might not meet the minimum reset duration requirements specified by PCIe.

Anyway I might be wrong also, but hope this information will give you some idea to move on.

Regards,

Wincent_Intel