Altera_ForumHonored Contributor13 years agoSPI Core: Strange problem with sample and shift clocks Hi, All, I've an SPI Slave IP in my design, and I'm sending and receiving a single byte. Every 5-6 time, the bytes sent and received are wrong. I've looked inside the SPI core with SignalT...Show More
Altera_ForumHonored Contributor13 years ago --- Quote Start --- I've an SPI Slave IP in my design --- Quote End --- Which IP is it? I expect a serious timing violation causing the problem.
Recent DiscussionsInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programming