Forum Discussion

Honored Contributor

14 years ago

Signal input for Video LVDS SERDES Transmitter/Receiver

I am using the Video LVDS SERDES Transmitter/Receiver from Microtronix Inc. The output signals make good sense as they are pins that connect to a TFT display. The input signals are just tx[2...

Altera_Forum

Honored Contributor

14 years ago

Please see user manual at this link.

http://www.microtronix.com/ip-cores/video-lvds-serdes-transmitter-receiver-ip-core

28-bits will go like this:

TX_OUT_A

TX_OUT_B

TX_OUT_C

TX_OUT_D

[6-0] 7-bits each. And there is Input side:

RX_IN_A

RX_IN_B

RX_IN_C

RX_IN_D

Regards-

Forum Discussion

Signal input for Video LVDS SERDES Transmitter/Receiver

Recent Discussions

CORDIC ATan2 Failed to Generate

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay Calibration

I want to use a lot of 10GBase-R PHY on an Agilex 5 E

JESD240B - No license