Forum Discussion
SyafieqS
Super Contributor
4 years agoHi Kevin,
Can you try to add set_output_delay constraint to fpga_dclk port and see if there is warning regarding it.
Hi Kevin,
Can you try to add set_output_delay constraint to fpga_dclk port and see if there is warning regarding it.