Forum Discussion
Altera_Forum
Honored Contributor
17 years agoWhat co you mean? I suggested to use sized constants of correct size and gave an example.
For general questions regarding verilog syntax, I suggest to consult a Verilog manual or textbook.http://www.stanford.edu/class/ee108b/labs/verilog_reference.pdf