Forum Discussion
Altera_Forum
Honored Contributor
18 years agoThanks u very much. can you explain to me the timing diagram of each module?EX: INIT_FSM module and CMD_FSM module?The relationship of each module with Signal Generation module?
Why can we use Phase lock loop?