Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Real time FIR filtering MAX 10 FPGA Development Board

Hi, I am working at implementing a bandpass FIR filter on MAX 10 FPGA development kit. So, I am taking a signal input from the SMA connector into the ADC (1Msps, allowed input clock levels 2, 1...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

--- Quote Start ---

You must sample your data at 1MHz at whatever clock you use (e.g. use clock enable)

--- Quote End ---

Could you please elaborate? Please have a look at the attachment. According to me its the limitation with allowed values in the ADC