RicardoCOccasional Contributor1 year agoQuartus 24.2 CXL ED support for DK-DEV-AGI027-RA Hi, The R-TIle Intel FPGA IP for Compute Express Link (CXL) Example Design in Quartus 24.2 does not provide an option for DK-DEV-AGI027-RA as a development board. How can the ED be generated for th...Show More
Recent DiscussionsAgilex 5 dual simplex fittingSolvedMCDMA IP D2H Queue Reset Failure during Channel Re-allocationConfigurable transceiver enableF-Tile Ethernet Hard IP Design Example - TestbenchF-tile-ethernet-hard-ip TX/RX MAC Segmented Client Interface