Forum Discussion

Occasional Contributor

4 years ago

mem_reset_n always is low from DDR3 hard controller

Hi, i have ArriaV, DDR3 chips, but after deassert global and soft resets mem_reset_n stay is low. Soft reset generate after 1000 tick on 100MHz clk What else can affect this signal?

AdzimZM_Altera

Regular Contributor

4 years ago

Great!

Can you check the connection between your IP and your design?

And compare it with the example design.

EBoln

Occasional Contributor

4 years ago

I create new project with same qsys file with ddr3 controller

Forum Discussion

mem_reset_n always is low from DDR3 hard controller

Recent Discussions

Agilex 7 I Series Development Kit: External hardware access error when programming

Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5

F-tile 10GBASE-R firecode FEC IP (Agilex 7)

F-Tile Ethernet Hard IP Design Example - Testbench

Where is High Speed Transceiver Demo Design in FPGA Wiki ?