JD0New Contributor4 years agoCyclone V GX - HARD IP PCIe - Reference Clock Hello, please I want to use Cyclone V GX (5CGXFC5C6F23C7) and 2 pcs of its HARD IP PCIe. We have on PCB routed signals to two transceivers (GXB_0 and GXB_5) and clock signal to REFCLK1, but with b...Show More
SengKok_L_IntelRegular Contributor4 years agoHi, Yes, this is unable to use the output of the PLL as the PCIe reference clock.
Recent DiscussionsConstraints not being picked for DCFIFOCyclone 10 GX IBIS-AMI modelsF-Tile Ethernet Hard IP (100G)Cyclone® 10 GX Avalon®-ST Interface for PCI Express example SimulationAgilex-7 AXI MCDMA for PCIe hang