Forum Discussion

Occasional Contributor

4 years ago

Solved

Cyclone 10GX: Do I need 100 MHz CLK_USR input with PCI Express?

On a Cyclone 10GX, if a single lane of PCIe is the only transceiver I'm using, do I need a 100 MHz CLK_USR input? I imagine I probably do, but it's not 100% clear from the docs I have read.

SengKok_L_Intel
4 years ago
Hi,

This is required to connect a free running clock for the CLKUSR. else the transceiver calibration cannot be started, and it will impact the PCIe.

Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines

Regards -SK

SengKok_L_Intel

Regular Contributor

4 years ago

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.

Forum Discussion

Cyclone 10GX: Do I need 100 MHz CLK_USR input with PCI Express?

Recent Discussions

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang