Forum Discussion

brian1211's avatar
brian1211
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

CXL type 3 example design increase to 128GB per channel?

What needs to change in the CXL type 3 example design to increase the Memory to 128GB per channel? I tried changing the emif IP to a DIMM, and updated the scripts to not define ENABLE_DDR_DBI_PINS....
Cxl
brian1211's avatar
brian1211
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

@crclayton I think this error was actually simply a duplicate pin declaration, so same IP IO pin had 2 set_location_assignments to 2 different package pins. Hope that helps.

crclayton's avatar
crclayton
Icon for New Contributor rankNew Contributor
2 years ago

Thank you!