Forum Discussion

NGord's avatar
NGord
Icon for Occasional Contributor rankOccasional Contributor
2 years ago
Solved

altera_mem_if_ddr3_emif

Hi altera_mem_if_ddr3_emif used to have a parameter box 'enable afi half rate clock' in Quartus 18 Somewhere between V18 and V23 it has disappeared and I cant get afi_half_clk to work a...
Memory
  • AdzimZM_Altera's avatar
    AdzimZM_Altera
    2 years ago

    Hi @NGord

    Do you have any further question in this thread?

    Regards,

    Adzim

NGord's avatar
NGord
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Is the issue that the MAX10 PLL doesnt have enough PLL outputs?