Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorquestions about clock frequency in DSP-BUILDER
Hi everyone:), I wish to use a really low clock frequency in DSP builder, say about 100HZ, it does not need to be very accurate. since PLL won't work. Here's my idea: 1. in VHDL, it could ...
Altera_ForumHonored Contributor
Honored ContributorIn DSP Builder, you can try Clock/Clock_Derived to generate different clock, or you can try Tsamp to change clock...
