Forum Discussion

pwiln's avatar
pwiln
Icon for New Contributor rankNew Contributor
7 years ago

Question about IP : Altera ASMI Parallel IP Core

When performing command Erase a sector : At the end of command , signal busy is deasserted Did this mean that the sector erasure has been completed or I have to check status register bit 0 whi...
pwiln's avatar
pwiln
Icon for New Contributor rankNew Contributor
7 years ago

Hi Nooraini,

Configuration flash device used : Micron MT25QL256ABA8SEF IC FLASH Serial NOR 256MBIT Quad I/O ​

FPGA used : 5AGXMA1D6F31C6N

So from your answer , I only need to wait for signal BUSY to be deasserted and go to next command ?

Thanks

pascal