I've already used with success FFT Megacore of Variable Streaming Fixed Point architecture. Now I'm trying to use Floating Point architecture and it seems to me that the Core is not responding properly, although the auto-generated MATLAB model does. For a real 32-samples input array, the output looks right for some samples and systematically not for others: the situation is represented for both real and imaginary parts of the output in the images I'm attaching. I'm also attaching a file .mat with the input array (fft_in), the output obtained from the core model (fft_out_model), the true FFT evaluated by MATLAB (fft_out_true) and the output produced by the core on the hardware (fft_out). I'm also attaching the SignalTap Logic Analyzer waveforms of the streaming interface: these waveforms are what makes me think the Core is not working properly. What could be the problem? How can I overcome that? Thank you in advance for any help you could give me. Regards, Lorenzo

I'm still trying the FP architecture but nothing works. In a even simpler case than the preceding one, giving a real constant input to the core gives back not even an hermitian symmetric output. I'm looking every streaming transaction on the SignalTap, so I have to suppose the core really has some internal issue about it. Regards, Lorenzo

i don't have any useful input other than as you've found, the Variable Streaming FFT is the newest and most robust Altera FFT mode

Hi thepancake, thank you for your answer. First of all, I wanted to be sure there was no open known issue about it. So what you say makes me think I'm making some stupid mistake. I'm attaching the Avalon streaming waveforms I'm obtaining from SignalTap as a jpeg: they're not much clear, but if you would help me you should be able to understand what's going on on the external ports of my FFT core. I'm actually giving a constant (of value 100) real input and I'm not obtaining the FFT I'm expecting (only the first real sample to value 100*16, since the FFT is on 16 points). As I said in my last post, the output is even not an hermitian symmetrical one. What's your opinion about it? Regards, Lorenzo

If x = 100 16 times then its fft = 1600(first sample then zeros.

Yes that's what I meant. And I couldn't obtain it from the FFT core. Any suggestion?

Problems with FFT Megacore of Variable Streaming Floating Point Architecture

16 Replies

Altera_Forum
Honored Contributor
14 years ago
Ok I'm about to give up. I was wrong about the byte swap, the problem remains.

I've tested my FFT core with other input vectors and it seems to me that it doesn't respond well to some input signals depending on their amplitude and harmonic content.

Is there any condition the input vector of floating point elements must be compliant with for being processed by the FFT core?
Altera_Forum
Honored Contributor
14 years ago
There was a recent thread on fft that may help:

http://www.alteraforum.com/forum/showthread.php?t=33245

As to your question, Generally an fft is meant to apply Fourier on any input without any restrictions (real and imaginary)

Take into account that scaling may differ from matlab
Altera_Forum
Honored Contributor
14 years ago
Ok I'll take a look at it. Thank you for your help.

Regards,
Lorenzo
Altera_Forum
Honored Contributor
13 years ago
Hi, clouds87:
I'm trying to use Floating Point architecture, and now I have the same problem with you. I already check every transaction on the SignalTap, and I use 50MHz clock rate (I saw the other post said that FFT IP CORE cannot run in high speed), but FFT just can't work properly. I hope you can give me some suggestion if you had solved this problem. Thanks a lot :)
Altera_Forum
Honored Contributor
13 years ago
Hello Piper, I'm sorry I can't help you: I didn't solve the problem and after a week spent on it I chose to use Fixed Point FFT. If you can't get any better help, I suggest you to consider other ways to get your FFT done.

Regards,
Lorenzo
Altera_Forum
Honored Contributor
13 years ago
Thank you for your advice.

Forum Discussion

Problems with FFT Megacore of Variable Streaming Floating Point Architecture

16 Replies

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO