Forum Discussion

marnixFPGA's avatar
marnixFPGA
Icon for New Contributor rankNew Contributor
2 years ago

Problem simulating FFT IP core

Hi all, I am trying to simulate the FFT IP core using cocotb. I have the FFT setup as a 128 point, variable streaming, fixed point FFT with 12 bit natural input and 20 bit bit-reverse output. I ha...
Pcie
Kshitij_Intel's avatar
Kshitij_Intel
Icon for Frequent Contributor rankFrequent Contributor
2 years ago

Hi,


I would suggest keep your inputs synchronous with input valid in your testbench. Until valid is high send input data as zeros.


Also, try simulating the FFT IP independently in Questasim or any other simulation tool.


Hope this help.


Thank you,

Kshitij Goel