port assignment in vhdl

hi all, i am new to VHDL and this question may be easy for you.my question is: how can i assign value to an in port?my port declaration is: DATA_I : in std_logic_vector(7 downt...