PCIe Endpoint rx_st_valid Behavior

Question

I have a question about the Altera PCIe Endpoint (all generations). Assuming rx_st_ready does not drop, when rx_st_valid is raised with rx_st_sop, will it remain raised until rx_st_eop is asserted ? In other words, does the PCIe Endpoint guarantee that when a TLP is received and rx_st_ready remains high that the entire TLP be presented on consecutive cycles without interruption?

altera_forum · Answer

rx_st_valid and rx-st_ready should remain asserted from the assertion of rx_st_sop until rx_st_eop is deasserted. Otherwise TLP data lose may occured.

altera_forum · Answer

Fyi rx_st_ready Indicates that the Application Layer is ready to accept data. The Application Layer deasserts this signal to throttle the data stream. Attracted waveform describe the behavior of those signals.

Forum Discussion

PCIe Endpoint rx_st_valid Behavior

2 Replies

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Stratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)