PCI Express Avalon ST transmit with breaks in data flow

Hi all, I ran into a problem here when using the Stratix IV GX Hard IP. I start sending a packet to the IP using the TX channel Avalon-ST. As specified in the Avalon-ST spec, a valid cycle is i...