Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Parallel Flash Loader (PFL) IP Core Signals

Hallo I am making a PFL IP core for a MAX V CPLD. When i look at the user guide on the following link https://www.altera.com/documentation/sss1411439280066.html#sss1458191622012 there...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

That's a really old document. It's named fpga_conf_done in the PFL IP user guide.