Altera_ForumHonored Contributor17 years agoOpenCore [I2C_Master_Slave] _Newbie I am a newbie. I download I2C_Master_Slave ip core from OpenCore web site. Then I inport to QuartusII Web Edition,then compiler,I got the error message,below. "Error (10207): Verilog HDL error...Show More
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design Example