Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorNCO and FIR COmpiler Megafunction performance
For learning purpose, I just added two NCO O/Ps with 1 MHz and 5 MHz. NCO1 = 1 MHz NCO2 = 5 MHz and using FIR Compiler unit ( with Fc = 1.25 MHz), I filtered the mixture of these t...
Altera_ForumHonored Contributor
Honored ContributorThanks FvM for the note. However in that case it is not really misunderstanding of verilog(or vhdl) by the designer but rather misunderstanding of designer by verilog or vhdl.
common sense tells me that if result is 19 bits and operands are 18 bits then why on earth would the result depend on input width and not output width. Normally in vhdl adder inference - a far as I remember - it does not let input width be less than output forcing in effect avoidance of this scenario, So in short, it is a ludicrous mistake in the standards to be that misleading.
