mSGDMA read address value sometimes loads wrong source address value

We are using Stratix 10 SX dev kit. Our design is based on the golden reference design from [1] below. In our design, we added the following block, to transfer data between HPS DDR and FPGA DDR using...