JonyCNew Contributor5 years agoMemory port width vs initialization content Hello, I use embedded ROM in my Cyclone V FPGA (5CEFA4F23C6) and I am confused by output of the ROM with regards to initialization content (Intel HEX file). ROM has 2-bit wide output bus and 1331...Show More
Recent DiscussionsError when simulating F-tile Ethernet example designAvalon Transaction Responses & BridgesSerialLite II license for Arria10 FPGAAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedCORDIC ATan2 Failed to Generate