JonyCNew Contributor5 years agoMemory port width vs initialization content Hello, I use embedded ROM in my Cyclone V FPGA (5CEFA4F23C6) and I am confused by output of the ROM with regards to initialization content (Intel HEX file). ROM has 2-bit wide output bus and 1331...Show More
Recent DiscussionsCyclone 10 GX IBIS-AMI modelsPCIe Enumeration Failure for CXL IPCan't generate F-Tile Ethernet Hard IP Design ExampleAgilex 7 slew rate reconfigurationConstraints not being picked for DCFIFO