Forum Discussion

New Contributor

19 days ago

Memory Mapped Interconnect Reset Net Polarity Conflict

I have developed a simple client Avalon Memory Mapped Interface custom IP block. The MM interconnect block automatically generated a width adapter component that is causing an LNT-30023 - Reset Nets ...

Other Ips

RichardT_altera

Super Contributor

18 days ago

You may refer to the user guide below to learn more about Reset Polarity and Synchronization in Platform Designer:
4.9. Reset Polarity and Synchronization in Platform Designer

If your design is functioning as expected, it is acceptable to waive the DRC.

For additional information about the DRC rules, please search for the LNT-30023 using the following link:
Quartus® Prime Pro Edition Help version 25.3

Regards,
Richard Tan

Forum Discussion

Memory Mapped Interconnect Reset Net Polarity Conflict

Recent Discussions

Confusion for TX Clock direction for Triple Speed 1G Ethernet IP?

Correct way to configure the RGMII input and output pins on a MAX10 FPGA

Regarding the TX settings of MIPI CSI2 IP

Regarding MIPI CSI 2 TX

How to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane Skew