Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

MAX10 ADC Core Channel Sequence Issue

Hi All, I am having a small issue with the ADC Core-only IP. I have two channels enabled (11 and 12) and a controller that sequences between them: Once 11 is converted, it starts 12, then 11,...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

There is a latency between when you access a channel and when the data for that channel is available. See the timing diagram in the ADC timing section of the user guide. You're seeing what is referred to as the t2 timing, I believe:

3 ×ADC soft IP clock + (2/sampling rate) + (1/Sampling rate)