crazy_buddy1164New Contributor2 years agoMax 10 Jtag secure mode issues for lock/unlock jtag Hi All, I am reviewing the doc for MAX 10 JTAG Secure Mode. https://www.intel.com/content/www/us/en/docs/programmable/683865/current/fpga-configuration-overview.html page 58 with topic 3.9 I...Show More
Amay12New Contributor2 years agowhat signals will be at my top design? will it be jtag signals? or WYSIWYG signals?
Recent DiscussionsHow to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane SkewRequest for private case.PCIe Enumeration Failure for CXL IPStratix-10G FPGA Transceiver Configuration for Ethernet MAC 100G ControllerRegarding the TX settings of MIPI CSI2 IP