Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorLocation constraints StratixIIGX legacy controller
I assign the pins for I/Os as per the board requirements. In order to minimize the timing skew, the sampling registers are placed close to each other and to the serial input pin. To place the registe...
Altera_ForumHonored Contributor
Honored ContributorThe LAB location can be visualized in the Floorplan view. I would expect, however, that's it's pretty easy for Quartus P&R tool to indentify the optimal register locations from timing constraints, unless you don't make confusing specifications yourself.
