Local Ready of Stratix III is de asserted

We are using Altera's external memory controller to interface on Stratix with DDR3. The controller on stratix interfaces with Altera PHY IP on one end (which in turn interfaces with DDR3 ) and our ...