L- and H-tile Avalon® Streaming Stratix 10 PCIe IP Core - Access to Root Port Configuration Space

Hello, for my design on a Stratix-10 MX FPGA I use the L- and H-tile Avalon Streaming IP-Core configured as Root-Port. As per PCIe-Specifiaction, a root-port has a PCI Configuration Space Header of...