Is mmclk=125MHz is mandatory for 10GBASE-R with 1588 on Arria 10 ?

Hi,

Pls see my reply below.

1. Can you skip usage of pll_ref_clk_1g ?
   • If you look back at the diagram (orange colour clock path), pll_ref_clk_1g is not only used to clock fPLL for 1G operation but also is used for 1588 design block like TOD, TOD synn. Therefore, it's not recommended to skip the usage of this clock
   • Anyhow, It's always a good design practice to supply all the required clock to IP design be it whether you want to use certain feature or not to ensure all IP functionality is working correctly.
   • I can't tell for sure whether the clock will be used to clock some internal design logic insides IP design or not
2. Can you use lower frequency of mm_clk like 100MHz ?
   • Again, mm_clk is used to clock multiple design block as well as shown in green colour clock path
   • For csr_clk and mgmt_clk, it's fine to lower down the clock frequency to 100MHz but 1588 design block required 125MHz.
   • To be safe, pls stick to 125MHz clock frequency as per example design guideline

Thanks.

Regards,

dlim