Forum Discussion

Honored Contributor

9 years ago

is it possible to transmit 1080p30 using the SDI II IP core?

I am using the SDI II IP core in triple-rate (SD/HD/3G) transmitter mode with a 148.35 MHz reference clock. Video timing is generated by a clocked video out IP core . When I set the tx_std input of...

Altera_Forum

Honored Contributor

9 years ago

The example design will tell how to transmit HD-SDI data to the SDI II IP Core. I think the data valid could be 1 high and 1 low to make the parallel data band width 50% against 3G-SDI. BTW, the reference clock would be 148.5 MHz if you want to transmit 30 or 60 fps video format.

https://documentation.altera.com/#/link/smx1471929114447/cca1471930964574

Forum Discussion

is it possible to transmit 1080p30 using the SDI II IP core?

Recent Discussions

MCDMA IP D2H Queue Reset Failure during Channel Re-allocation

Interface LVDS to Gigabit transceivers

Agilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM ports

Access to RLC data for Agilex5 IBIS Models

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted