interrupt for pci ip core

Hi, i create a pci t32 project with sopc builder, the bars i used are: 0: prefetachable for on-chip ram access 1: non-prefetachable for csr access. now i can read/write on-chip ...