Altera_ForumHonored Contributor14 years agoimplement ram with logic blocks Hi all! I am designing an Avalon-MM interface with a page system: a page register is used as address of a memory and a data register is used to read/write the memory. The memory I instanci...Show More
Altera_ForumHonored Contributor14 years agoI think you must set the ram_block_type parameter to "MLAB"
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design Example