WQIUSNew Contributor7 years agoI use the FPGA of cyclone V which type is 5CGXFC3B7F23C8N ,which has 1 GXB Bank (3 transceiver channel),CH0/CH1/CH2,but CH1 has error I download the design example “cv_GX_1ch_40b_3125mbps”,change the chip to mine( 5CGXFC3B7F23C8N),the Channel 1 has error,how can I do?
WQIUSNew Contributor7 years agoBye the way, after I change the GXB BANK Channel to L2(namely PIN_R2/R1,PIN_N2/N1),recompile it,there is no error.
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO