Honored ContributorHi,I am now useing the triple-speed ethernet Megacore,I have a questions about the control interface,the IP core have 8-bit address,but the mac interface register Map have 12-bit address offset,so how can I access the high 4-bit space? thank you!
Honored ContributorHonored ContributorThank you for your reply!
I want to ask you another question,Now I have added a control module to the MAC's avalon slave interface,I found that the out signal readdata[31..0] have nothing out,so I set the control module'sclk(5MHz) five times slower than the MAC clk(25MHz) input,the out signal readdata[31..0] have some thing out,but ,they are not what I want ? and the signal waitrequest changed several times ,then it gone to high,not to jump any more! So ,I want to know how to exactly use the avalon slave interface?Honored ContributorWhat do you mean, the Avalon-ST data path interface or the Avavlon-MM control interface? There are detailed interface specifications for both with the SOPC builder documentation.
Honored ContributorDid you properly reset the MAC? Does it receive the clock from the MII side too?
It needs several cycles after reset before it is ready. In that case the waitrequest signal will be asserted.
