I have downloaded HDLC IP from opencores which is having front side bus as wishbone, I am using CYCLONE 4 FPGA with NIOS II processor. I want to interface HDLC IP to NIOS processor(AVALON BUS) please explain how to interface.

Question

keenyewl_intel · Answer

Hi there, i believe this is a 3rd party IP from Intel PSG design partner. I would like to suggest perhaps you could refer to this link to contact the design house directly to get the info that you need.

https://www.intel.com/content/www/us/en/programmable/solutions/partners/partner-profile/digital-core-design/ip/dhdlc---hdlc-sdlc-controller.html

Forum Discussion

I have downloaded HDLC IP from opencores which is having front side bus as wishbone, I am using CYCLONE 4 FPGA with NIOS II processor. I want to interface HDLC IP to NIOS processor(AVALON BUS) please explain how to interface.

1 Reply

Recent Discussions

What Bank Mode of LPDDR5 does Agilex 5 support?

What is source clock of rx_core_clkout of Serial Lite IV IP

Confusion for TX Clock direction for Triple Speed 1G Ethernet IP?

Agilex 5: Connecting multiple AXI Masters to DDR without explicit Interconnect IP

Behavior of 10 GX Avalon-MM Interface for PCI Express* IP Core when byteenable=16'h0000