Forum Discussion

scp001

New Contributor

6 years ago

I have downloaded HDLC IP from opencores which is having front side bus as wishbone, I am using CYCLONE 4 FPGA with NIOS II processor. I want to interface HDLC IP to NIOS processor(AVALON BUS) please explain how to interface.

KeenYewL_Intel

Contributor

6 years ago

Hi there, i believe this is a 3rd party IP from Intel PSG design partner. I would like to suggest perhaps you could refer to this link to contact the design house directly to get the info that you need.

https://www.intel.com/content/www/us/en/programmable/solutions/partners/partner-profile/digital-core-design/ip/dhdlc---hdlc-sdlc-controller.html

Forum Discussion

I have downloaded HDLC IP from opencores which is having front side bus as wishbone, I am using CYCLONE 4 FPGA with NIOS II processor. I want to interface HDLC IP to NIOS processor(AVALON BUS) please explain how to interface.

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO