Forum Discussion
New ContributorI am trying to incorporate in Quartus II project a IP In-System Sources and Probes with a port size (source / probe) of 512 bits [511..0], but when compiling the following error occurs:
Error (10652): VHDL Assertion Statement at altsource_probe_body.vhd(451): assertion is false - report "SOURCE_WIDTH must be less than and equal to 511 and greater than and equal to 0" (FAILURE or ERROR).
Although the documentation indicates that a 512-bit size port can be created, I can only make them of size 511.
What can be the cause? bug?
7 Replies
- RichardT_altera
Super Contributor
Hi, may I know which document that you refer to that indicates a 512-bit size port can be created?
VCarr5In Intel® Quartus® Prime StandardEdition Handbook Volume 3 (https://people.ece.cornell.edu/land/courses/ece5760/DE1_SOC/Power_Estimation/qts-qps-5v3.pdf), page 53 say:
"...Especify the desired parameters for your custom IP variation.
You can specify up toup to 512 bits for each source. Your design may include up to 128 instances of thisIP core..."
- RichardT_altera
May I know which Quartus version are you using?
