Altera_ForumHonored Contributor17 years agohow to simulate the pcie coreI wonder how to simulate the Altera's PCIE Megacore. with the testbench provide by Altera's IPtoolbench, how to use the test driver module to sent transactions to the root BFM module?
Recent DiscussionsInterface LVDS to Gigabit transceiversAgilex 7 R-Tile CXL IP: D2H write bandwidth does not scale with dual CAFU AXI-MM portsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programming