Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Hard memory controller IP for Cyclone V

Hello, Could you please point to how to access Hard memory controller (external DDR3) in Cyclone V from FPGA custom logic? Which is the IP core that allows to create generate IP core instance, ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

In DDR3 SDRAM Controller with UniPHY IP wizard there is an option to choose which to implement hard or soft controller. I don't have any experience with DDR2 in Cyclone V family but I think there is same otpion as in DDR3.